

Unit-2 Micro-controller 8051 Architecture (18)

2.1 Difference between micro-controller & general purpose Microprocessor -

Snacks

Microprocessor

- Used for general Purpose application.
- No internal memory
- No interfacing ckt like (timer & Counter)
- Can not be used in compact system
- Micro-processor have less no of registers, hence more operations are memory based.
- It is heart of computer system.
- Cost is high
- Mainly used in personal computers.

Micro-controller


- used for specific Purpose application.
- Contains internal memory
- Contains interfacing circuit.
- can be used in compact system
- Micro-controller have more no of registers, hence the programs are easier to write.
- It is heart of embedded system.
- Cost is less.
- Used mainly in washing machine, MP3 player

→ Von-Neumann Architecture or Princeton Architecture



→ Ex - Intel 8085, 8086, MC6800, Z80


→ Harvard Architecture



Ex - Intel 8051
Intel 80196
TMS 1000

2.2 Block Diagram of the Architectural of 8051

Block Diagram of 8051



Following are the resources offered by the 8051 microcontroller.

1. 8-bit CPU
2. On-chip Oscillator
3. 4 KB of ROM
4. 128 bytes of RAM
5. 21 special function registers
6. 32 I/O lines
7. 64 KB address space for external data memory.
8. 64 KB address space for program
9. Two 16-bit timer/counters
10. Five source interrupt structure
11. Full duplex serial port
12. Bit addressability
13. Powerful bit processing capability.

* The MCS-51 family includes pin compatible chip like:

- Intel 8031
- Intel 8051
- Intel 8751

The 8051 have 4K of family of MC is referred to as the MCS-51 architecture.


→ This have 8-bit data bus. They are capable of addressing 64 K of program memory & separate 64 K of data memory.

→ The 8051 have 4K code memory implemented as on chip Read only. The 8051 have 128 bytes RAM.

→ It has two timer/counters, a serial port, 4 general purpose 11-bit I/O/P & interrupt control, logic with 5 source interrupt

8051 Architecture


V. Gomp



2.9 PIN Diagram Features of the 8051

10-Marks

(a)



VCC & VSS (Pin 20)

VCC is the power supply pin. It is connected to a 5V regulated supply. VSS is the ground pin.

Port 0 (P0.0 to P0.7)
 These are 8-bit bi-directional input/output port pins.
 They are bit addressable.

PIN 1 to 8 (Port 1)

These pins are known as port-1. This port does not serve any other functions. It is internally pulled up, bi-directional I/O port.

PIN 9

It is a RESET pin, which is used to reset the microcontroller to its initial values.

PIN 10 to 17 (Port 3)

These pins are known as port 3.

→ This port serves some functions like external timer input, control signal, serial communication signals RXD & TXD.

PIN 18 & 19 (XTAL-1 & XTAL-2)

These pins are used for interfacing an external crystal to get the system clock.

PIN-20

This pin provides the power supply to the circuit.

PIN 21 to 28

These pins are known as port-2. It serves as I/O port. Higher order address bus signals are also multiplexed using this port.

PIN-29

This is PSEN pin which stands for program store Enable. It is used to read a signal from the external program memory.

PIN 30

This is EA pin which stands for External access input. It is used to enable/disable the external memory interfacing.

PIN 31

This is ALE pin which stands for Address Latch Enable. It is used to demultiplex the address data signal of port.

PIN. 32 to 39

These pins are known as port 0. It serves as I/O port. Lower order address & data bus signals are multiplexed using this port.

PIN-40


This pin is used to provide power supply to the circuit.

Programming Model of INTEL 8051

Defⁿ User can access any of the area.
There are different types of resources are used in programming model of 8051.
such as,

- Memory
- Special Function Registers
- Program Status Word

The user will have to refer to these resource quite often during the exercise of writing.



SFR (Special Function Register)

SFR can be seen as a sort of control panel for managing & monitoring the microcontroller.


- Every register & each of the belonging bits has its name, specified address in RAM & strictly defined role (eg. controlling timer, interrupt, serial connection etc)
- Although there are 128 available memory slot for allocating SFR register.
- The rest has been left open intentionally to allow future upgrades while retaining the compatibility with earlier model.
- This fact makes possible to use programs developed for obsolete models long ago.

<u>Name</u>	<u>Function</u>	<u>Hex Address</u>	<u>Bit Addressable</u>
A	Accumulator	E0	Yes
B	Arithmetic	F0	Yes
DPTR	Data pointer	—	—
DPH	Address Ext. Memory	83	No
DPL	Address Ext. Memory	82	No

<u>Name</u>	<u>Function</u>	<u>Hex Address</u>	<u>Bit Addressable</u>
IE	Interrupt Enable Control	A8	Yes
IP	Interrupt Priority	B8	Yes
PO	I/O port Latch	80	Yes
P1	"	90	Yes
P2	"	A0	Yes
P3	"	B0	Yes
PCON	Power Control	87	No
PSW	Program Status	D0	Yes
SCON	Serial port Control	98	Yes
SBUF	Serial port Data Buffer	99	No
SP	Stack pointer	81	No
TMOD	Timer/Counter mode Control	89	Yes

<u>Name</u>	<u>Function</u>	<u>Hex Address</u>	<u>Bit Addressable</u>
TWN	Timer/Counter Control	88	Yes
TLO	Timer-0 Low byte	8A	No
THO	Timer 0 High byte	8B	No
TL1	Timer 1 Low byte	8C	No
TH	Timer 1 high byte	8D	No

Accumulator



This is a general purpose register, which stores the result before programming any operation upon an operand.

- All the results obtained from arithmetical operations performed by the ALU are stored in the accumulator.
- Data to be moved from one register to another must go through the accumulator.
- More than half instructions used by 8051 microcontroller use somehow the accumulator.


B- Register

Multiplication & Division can be performed only upon numbers stored in the A & B registers.

→ All other instruction in the program can use as a spare accumulator.

→ Instructions of Multiplication & Division can be applied only to operands located in registers A & B.

→ Other instructions can use this register as a secondary accumulator.



→ During the process of writing a program, each register is called by its name so that their exact addresses are not important for the user.

→ During compilation, their names will be automatically replaced by appropriate address.

R - Register

Here Address

00	R ₀						R ₇	Bank 0
08								
10								
18								Bank - 3

This is a common name for ϕ general purpose registers ($R_0, R_1, \dots, R_7$)

→ They occupy 4 banks with PAM.

→ Similar to AC, they are used for temporary storing variables & intermediate results during operation.

→ Active of Bank depends upon the PSW Register

→ Active bank is a bank the registers of which are currently used.

EX - $(R_1 + R_2) - (R_3 + R_4)$

MOV A, R3 ; - Move a number from R3 into Accumulator.

ADD A, R4 ; - Add no from R4 to Accumulator

MOV R5, A ; - Temporarily move the Result from Accumulator into R5.

MOV A, R1 ; - Move the no from R1 into Accumulator.

ADD A, R2 ; - Add no from R2 to Accumulate


SUBB A, R5 ; - Subtract number from R5
(R3 + R4)

Data pointer (DPTR)

The data pointer register is commonly known as DPTR.

→ It is a 16-bit register used to hold the 16-bit address this register is used as a point to hold the address of external memory location to access.

→ It is made of two 8-bit registers.



Program Counter

→ It has no on-chip RAM memory.

→ It is a 16-bit register & always points to the address of next instruction in the memory to be executed.

→ 16-bit register can be accessed from (0000 to FFFF)

Stack pointer

Stack refers to an area of internal RAM that is used to store & retrieve the stack & is called stack pointer.

→ 8-bit stack pointer is used by 8051 to hold the external ROM address that is called the top of the stack.

I/O ports

8051 has 4 ports P_0, P_1, P_2, P_3 & all ports have 8-bit length.

→ All the ports are addressable.

→ Port 0 is an open bi-directional I/O port.

→ It is also multiplexed lower order address & data bus during access to external memory.

$P_{0.0} \rightarrow A_{00}$

$P_{0.1} \rightarrow A_{01} \dots$

Port - 1

It is an 8-bit bi-directional I/O port used for user purpose.

Port - 2

It is also an bi-directional I/O port. These also provide higher order address byte during the access to external memory.

$P_{2.0} \rightarrow A_8, P_{2.1} \rightarrow A_9 \dots$

Port - 3

It is a bi-directional I/O port used for general purpose & use for some special purpose as below.

$P_{3.0} \rightarrow RXD$

$P_{3.1} \rightarrow TXD$

$P_{3.2} \rightarrow INT0$

$P_{3.3} \rightarrow INT1$

$P_{3.4} \rightarrow T_0$

$P_{3.5} \rightarrow T_1$

$P_{3.6} \rightarrow WR$

$P_{3.7} \rightarrow RD$

It is always follow the operation of last in first out for storing of any data at CPU register in the stack is called push & retrieving the data is called POP that means the stack always use push & pop instruction.

PSW (Program Status Word)

It is an 8-bit register commonly a flag register.


→ It contains

→ Math Flag

→ Program Flag

→ Register select bit and used

for managing the program during run time



Parity

It contains of ACC is even then this bit set to 1, else it is 0.

→ Basically used for data tx in serial port.

→ bit-1 → Intended for the upcoming MC mod-8 not used.

bit 2 $\rightarrow$ Overflow bit

(21)

$\rightarrow$ If result of mathematic operation exceeding 255 decided, then OV is said to be 1, otherwise 0.

Register Select

0 0 $\rightarrow$ Bank-0 — 00 - 07 H

0 1 $\rightarrow$ Bank-1 — 08 - 0F H

1 0 $\rightarrow$ Bank-2 — 10 - 17 H

1 1 $\rightarrow$ Bank-3 — 18 - 1F H

FO - Flag-0

This is general purpose bit available for use.

AC It is used for BCD operation

CY Carry flag is auxiliary bit used for all arithmetical instruction.

OV It occurs, when the result of a arithmetical operation is larger than 255 & can not be stored in one register.

$\rightarrow$ Overflow condition causes OV bit be set(1), otherwise; it will be cleared (0).

Timers/ Counters

(32)

8051 microcontrollers employ a quartz crystal whose frequency is highly stable & accurate.
→ It has two timers & counters marked as T_0 & T_1 .

→ Their purpose is to measure the time & count external occurrences but can also be used as clock in serial communication purpose which is called baud rate.

TMOD (Timer Mode)

TMOD is dedicated to 2 timers T_0 & T_1 & can be considered to be duplicate in 4-bit registers which controls the action of 1 of the timers.


TCON

TCON has a control bit & flags for the timers.

UART

Universal Asynchronous Communication.
→ It is a serial port capable of sending & receiving data simultaneously & there is an SBUF register which holds the data to be sent to the line & accept data from the line.

Oscillator ckt



Registers (R₀ - R₇)

00 → 00H - 07H

01 → 80H - 0FH

10 → 10H - 17H

11 → 18H - 1FH

Timing Control

The internal timing & control signals are $\overline{RD}$, $\overline{WR}$, $\overline{ALE}$ are generated by the timing & control unit for various operation.

Interrupt Parity Control

The interrupt parity control is used for various interrupt control in 8051 operation.

External Interrupt 0 - INT0

Timer Interrupt 0 - TFO

External Interrupt 1 - INT1

Timer Interrupt 1 - TF-1

Serial Communication - RI + TI

A
On 2/11/2020

Assignment

————— X —————

ch-3 8051 Addressing Modes & Instruction Set (38)

3.1 Explain different Addressing mode of 8051 (3-bit)

1B opcode → Types of operation to be performed

2B opcode operand → 8 bit data / Address

3B opcode operand MSB of operand

Opcode

It is the representation of operation or action to be performed.

Operand

Where the operation to be performed. It is either data or address & it always follows the opcode.

What is the importance of Addressing Mode?

Various methods for accessing data or address to be needed is called addressing mode.

→ It defines the way in which operand are accessed by instructions

→ An instruction is used to load or transfer the data from a source to a destination.

→ The source may be any register, internal memory, external memory or any one of the I/O port.

MOV R₁ || 30
↓ ↓
Destination Source.


→ The destination may be any register, memory, internal or external or I/O devices.

→ The data is called normally operand, & the various method for access needed in the execution of an instruction is called addressing mode.

Types of Addressing Mode

- Immediate A.M.
- Register A.M.
- Direct A.M.
- Indirect A.M.
- Relative A.M.
- Absolute A.M.
- Bit-coherent A.M.
- Bit Direct A.M.
- Long A.M.

Addressing Mode



Immediate
 EX - MOV A, #55H
 opcode - Verb
 operand - noun

2 Byte
 Immediate Addressing
 Direct Addressing

Indirect Addressing Mode

Direct

EX - MOV A, 55H → 2 Byte
 opcode Address

Register Addressing

EX MOV A, R0 → 1 Byte

Indirect Addressing Mode


MOV A, @R0 → 1 Byte

Immediate Addressing Mode

The data is provided as per the instruction which is immediately executed during the execution.

- Source operand is a constant rather than variable.
- The constant operand can be incorporated into the instruction byte.
- The operand are preceeding by # symbol

→ `MOV A, # FF`



→ Load immediate data to accumulator

→ `MOV R0, # 6`, 06 moved to R0

→ `MOV DPTR, # data 16`

→ `ADD A, # Data`

→ `SUBB A, # Data`

→ `MOV Rn, # Data.`

Register Addressing

This involves the use of registers to hold the data to be manipulated.

- In this mode the selected register bank containing registers R0 - R7 can be accessed by certain instruction which carry 3-bit register specification within the opcode of the instruction.

MOV A, R0

MOV R1, A

ADD A, R0

SUBB A, R0

Direct Addressing

It provides to allow us access internal data memory including SFR.

→ It uses the lower 128 bytes of internal RAM

↙ SFR, ↘ operand

MOV A, 33H

D S

Operand is specified by 8-bit address field in the instruction that is lower 128 byte of internal data RAM & SFR can be directly accessed by single byte address.

MOV 32, R1

ADD A, R0

SUBB A, R0

MOV R0, A

Indirect Addressing Mode

SFR are not addressed by this mode.

→ It uses the register to hold the actual address that will be used in data movement

MOV A, @R0

In this addressing the instruction specified a register which contains the address of the operand both internal & external RAM can be addressed.

→ In this mode R_0 or R_1 of selected bank of stack pointer may operate as pointer reg. for 8-bit address.

→ The indirect addressing represented by

(a) before R_0 & R_1

EX - MOV @ R_1 , A

ADD A, @ R_0 (Add the content of address specified by R_0)

SUBB A, @ R_1 (subtract content of address specified by R_1 from accumulator)

Index Addressing

A separate register either program counter or DPTR is used to hold the base address & used to hold the offset address.

→ It allows a byte to be accessed from the program memory whose address is calculated as the sum of base Register & index Register, Accumulator.


MOVC A, @A + DPTR

ACC ← ACC + DPTR

← 02H + 0E7EH


← 0E80H

← 56H



MOVC

Move a byte of data from DPTR whose address can be determined by the sum of accumulator & the content of DPTR to Accumulator.



Instruction

It is a set of commands applied to Micro-Controller to perform certain specified operation.

→ Total Instructions in 8051 is 255.

→ The instructions are group into 8 groups such as

→ Arithmetic

→ Logical

→ Data Transfer

→ Boolean

→ Branching

Data Transfer Instructions

It is divided into three classes

→ General purpose

→ Accumulator specific

→ Address object.

General Purpose Transfer

→ MOV performs a bit or a byte transfer from the source operand to the destination operand.

→ PUSH increment the SP register & then transfer a byte from the source to the stack element, currently addressed by stack pointer.

→ POP transfers a byte operand from the stack element addressed by the SP register to the destination & then decrements stack pointer.

MOV < dest. byte >, < src. byte >
(Move byte variable)

MOV A, R_n

$A \leftarrow R_n$

MOV A, direct

$A \leftarrow \text{direct}$

MOV A, @R_i (Where R_i = R₀ or R₁)

$A \leftarrow (R_i)$

MOV A, # data

$A \leftarrow \# \text{ data}$

MOV R_n, A

$(R_n) \leftarrow (A)$

MOV R_n, direct

$(R_n) \leftarrow \text{direct}$

MOV R_n, # data

$(R_n) \leftarrow \# \text{ data}$

MOV direct, A

$\text{direct} \leftarrow (A)$

MOV direct, R_n

$(\text{direct}) \leftarrow (R_n)$

MOV direct, direct

$(\text{direct}) \leftarrow (\text{direct})$

MOV direct, @ Ri

$\text{direct} \leftarrow ((Ri))$

MOV direct, # data

$(\text{direct}) \leftarrow \text{data}$

MOV @ Ri, A

$((Ri)) \leftarrow (A)$

MOV @ Ri, direct

$((Ri)) \leftarrow \text{direct}$

MOV @ Ri, # data

$((Ri)) \leftarrow \# \text{data}$

It may be noted that the contents of a register in the register bank can not be transferred to another register in the register bank, since the instruction MOV Rm, Rn is not present.

MOV <dest-bit>, <src-bit> Move bit data

The Boolean variable, indicated by the second operand is copied into the location specified by the first operand.

MOV C, bit

$C \leftarrow \text{bit}$

MOV bit, C

PUSH direct (push on to stack)

$SP \leftarrow SP + 1, ((SP)) \leftarrow \text{direct}$

pop direct (Pop from stack)

direct $\leftarrow$ ((SP))

SP $\leftarrow$ SP - 1

Accumulator - Specific Transfer

XCH A, < byte> (Exchange accumulator with byte variable)

The XCH exchanges the content of Accumulator with those of the indicated variable.
The source/destination operand can use registers, direct, or register indirect addressing

XCH A, R_n

XCH A, direct

XCH A, @R_i (where R_i = R₀ or R₁)

(A) $\leftrightarrow$ ((R_i))

XCHDA, @R_i (Exchange digit)

(A) 3-0 $\leftrightarrow$ ((R_i)) 3-0

MOVX <dest-byte>, <src-byte> (Move external)

The MOVX instructions transfer data between the accumulator & a byte of the external data memory.

MOVX A, @R_i

MOVX @R_i, A

MOVX A, @DPTR

MOVX @DPTR, A

MOVC A, @A + <base-reg> (Move code byte)

The movc instructions load the accumulator with a code byte, or a constant from the program memory.

→ No flags are affected.

MOVC A, @A + DPTR

$$(A) \leftarrow (A) + (DPTR)$$

MOVC A, @A + PC

$$(PC) \leftarrow (PC) + 1$$

$$A \leftarrow (A) + (PC)$$

Address - Object Transfer

MOV DPTR, #data loads 16-bit of immediate data into a pair of destination registers, DPH & DPL.

MOV DPTR, #data 16 (Load data pointer with a 16-bit constant)

The data pointer is loaded with the 16-bit constant indicated.

→ No flags are affected

$$(DPTR) \leftarrow \#data 16$$

Example: The internal RAM location 30H holds 40H. The value stored in RAM location 40H is 10H. What will be the value in locations 30H & 40H after the following instructions are executed?

$\text{MOV } R_0, \# 30H \rightarrow (R_0) = 30H$
 $\text{MOV } A, @R_0 \rightarrow (A) = 40H$
 $\text{MOV } R_1, A \rightarrow (R_1) = 40H$
 $\text{MOV } A, 7FH \rightarrow (A) = 7FH$
 $\text{MOV } @R_1, A \rightarrow \text{RAM}(40H) = 7FH$
 $\text{XCHD } A, @R_0 \rightarrow \text{RAM}(30H) = 4FH, (A) = 70H$

Arithmetic Instructions

The 8051 provides the basic mathematical operations like addition, subtraction, multiplication, division, increment, decrement etc.

- Only the 8-bit operations using unsigned arithmetic are supported directly.
- The overflow flag permits the addition & subtraction operations to serve both unsigned & signed binary register.

Addition (There are 4 addition operation)

- $\text{ADD } A, \langle \text{src.byte} \rangle$ Add.
- ADD adds the byte variables indicated to the accumulator, leaving the result, in the accumulator.
- Four source operand addressing modes are allowed - register, direct, register indirect & immediate.

$\text{ADD } A, R_n$

$$(A) \leftarrow (A) + (R_n)$$

ADD A, direct

$$(A) \leftarrow (A) + \text{direct}$$

ADD A, @ R_i

$$(A) \leftarrow (A) + ((R_i))$$

ADD A, # data

$$(A) \leftarrow (A) + \# \text{ data}$$

ADDC A, < src. byte > (Add with carry)

The ADC simultaneously adds the byte variables indicated, the carry flag & the accumulator contents, leaving the result in the accumulator,
→ Four source operand addressing are allowed.

ADDC A, R_n

$$(A) \leftarrow A + C + (R_n)$$

ADDC A, direct

$$(A) \leftarrow (A) + (C) + \text{Direct}$$

ADDC A, @ R_i

$$(A) \leftarrow (A) + (C) + ((R_i))$$

ADDC A, # data

$$(A) \leftarrow (A) + (C) + \# \text{ data.}$$

DA A (Decimal-adjust accumulator for addition)

The DA A adjusts the 8bit value in the accumulator, resulting from the earlier addition

of two variables (each in Packed BCD), producing two 4-bit digits.

→ Any ADD or ADDC instruction may have been used to perform the addition.

INC DPTR (Increment Data pointer)

$$(DPTR) \leftarrow (DPTR) + 1$$

Subtraction

→ SUBB performs a subtraction of the second source operand from the first operand, subtract 1 if the C-flag is found previously set.

→ DEC (decrement) performs a subtraction of 1 from the source operand.

SUBB A, <src-byte> (subtract with borrow)

SUBB subtracts the indicated variable R, carry flag together from the accumulator, leaving the result in the accumulator.

$$\text{SUBB A, R}_n \quad (A) \leftarrow (A) - (C) - (R_n)$$

$$\text{SUBB A, direct} \quad (A) \leftarrow (A) - (C) - \text{direct}$$

$$\text{SUBB A, @R}_i \quad (A) \leftarrow (A) - (C) - ((R_i))$$

$$\text{SUBB A, \#data} \quad (A) \leftarrow (A) - (C) - \#data$$

DEC byte (Decrement)

$$\text{DEC A} \quad (A) \leftarrow (A) - 1$$

$$\text{DEC R}_n \quad (R_n) \leftarrow (R_n) - 1$$

$$\text{DEC direct,} \quad (\text{direct}) \leftarrow \text{direct} - 1$$

$$\text{DEC @R}_i \quad ((R_i)) \leftarrow ((R_i)) - 1$$

INC < byte > (increment)

- INC increments the indicated variable by 1
- No flags are affected.
- Four addressing modes are allowed.
Acc, register, direct, register indirect

INC A

$$(A) \leftarrow (A) + 1$$

INC (R_n)

$$(R_n) \leftarrow (R_n) + 1$$

INC direct

$$(\text{direct}) \leftarrow \text{direct} + 1$$

INC @ R_i

$$((R_i)) \leftarrow ((R_i))$$

Multiplication

MUL performs on unsigned multiplication of register A by register B, returning a double byte result.

MUL AB (Multiply)

The MUL AB multiplies the unsigned 8-bit integers in the accumulator & register B.

- The lower order byte of the 16-bit product is left in the acc^r, & higher order byte in register B.

If the product is greater than 255 (0FFH) $\odot$
 the overflow flag is set, otherwise, it is cleared.
 → The carry flag is always cleared.

(A) $7-0 \leftarrow (A) \times (B)$

(B) $15-8$

Division

The DIV performs an unsigned division of register A by register B.

DIV AB (Divide)

The DIV AB divides the unsigned 8-bit integer in the accumulator by the unsigned 8-bit integer in register B.

→ The accumulator receives the integer part of the quotient, register B receives the integer remainder.

(A) $15-8 \leftarrow (A) / (B)$

(B) $7-0$

Example

Register R0 contains 7EH (01111110₂)

The internal RAM location 7EH & 7FH contains FFH & 40H respectively. The following instruction sequence is executed.

INC @R0

MOV A, @R0

INC R0

INC @R0

What will be the content of RAM locations 7EH, 7FH,

(2)

Logi
DPK

→
do

→

C

C

C

C

C

C

C

C

C

Logical Instruction

(53)

Logical Instructions, which perform logical operation like AND, OR, XOR, NOT, Rotate, clear & swap.

→ Logical instructions are performed on byte of data on a bit-by-bit basis.

→ Mnemonics associated with logical instructions are ANL, ORL, XRL, CLR, CPL, RL, RLC, RR, RRC, SWAP

ANL A, # data — $A \leftarrow A \text{ AND Data (2B)}$

A, R_n — $A \leftarrow A \text{ AND R}_n \text{ (1B)}$

A, Direct — $A \leftarrow A \text{ AND Direct (2B)}$

A, @R_i — $A \leftarrow A \text{ AND @R}_i \text{ (1B)}$

Direct, # data — $\text{Direct} \leftarrow \text{Direct AND \# data. (3B)}$

ORL A, # data — $A \leftarrow A \text{ OR Data.}$

A, R_n — $A \leftarrow A \text{ OR R}_n.$

A, direct — $A \leftarrow A \text{ OR (Direct)}$

A, @R_i — $A \leftarrow A \text{ OR @R}_i.$

Direct, A — $\text{Direct} \leftarrow \text{Direct OR A.}$

Direct, # data — $\text{Direct} \leftarrow \text{Direct OR \# data.}$

XRL A, # data — $A \leftarrow A \text{ XRL Data}$

A, R_n — $A \leftarrow A \text{ XRL R}_n$

A, Direct — $A \leftarrow A \text{ XRL Direct}$

A, @R_i — $A \leftarrow A \text{ XRL (@R}_i)$

Direct A — $\text{Direct} \leftarrow \text{Direct XRL A}$

Direct, # data — $\text{Direct} \leftarrow \text{Direct XRL \# data}$

CLR A - $A \leftarrow 00H$

CPL A - $A \leftarrow \bar{A}$

RL A - Rotate Accumulator Left

RLC A - Rotate Acc^r Left through Carry

RR A - Rotate Acc^r Right

RRC A - Rotate Acc^r Right through Carry

SWAP A - Swap Nibbles with Acc^r.

Boolean or Bit Manipulation Instructions

As the name suggest, Boolean or Bit Manipulation Instructions will deal with bit variables -

→ There is a special bit addressable area in the RAM & some SFR are also bit addressable.

→ The Mnemonics corresponding to the Boolean or Bit Manipulation instructions are

CLR, SETB, MOV, JC, JNC, JB, JNB, JBC, ANL, ORL, CPL.

→ CLR C - $C \leftarrow 0$ (C = Carry bit) 1B

→ CLR Bit - $Bit \leftarrow 0$ (Bit = Direct Bit) 2B

→ SET C - $C \leftarrow 1$ (1B)

SET Bit - $Bit \leftarrow 1$ (2B)

→ CPL C - $C \leftarrow \bar{C}$ (1B)

→ CPL Bit - $Bit \leftarrow \bar{Bit}$ (2B)

ANL C, /Bit — $C \leftarrow C \cdot \overline{\text{Bit}}$ (2B)

ANL C, Bit — $C \leftarrow C \cdot \text{Bit}$ (2B)

ORL C, /Bit — $C \leftarrow C + \overline{\text{Bit}}$ (2B)

ORL C, Bit — $C \leftarrow C + \text{Bit}$ (2B)

MOV C, Bit — $C \leftarrow \text{Bit}$ (2B)

MOV Bit C — $\text{Bit} \leftarrow C$ (2B)

JC rel — Jump if carry (C) is set (2B)

JNC rel — Jump if carry (C) is not set (2B)

JB Bit, rel — Jump if direct bit is set (3B)

JNB Bit, rel — Jump if direct bit is not set (3B)

JBC Bit, rel — Jump if direct bit is set & clear bit (3B)

Program Branching Instructions

These instructions control the flow of program logic.

→ The Mnemonics of the program branching instructions are

LJMP, AJMP, SJMP, JZ, JNZ, CJNE, DJNZ
NOP, LCALL, ACALL, RET, RETI, JMP

→ All these instructions, except the NOP (No operation) affect the PC in one way or other.

→ Some of these instructions have decision making capability before transferring control to other part of program.

A CALL ADDR11 - Absolute Subroutine Call (3B)

$PC + 2 \rightarrow (SP)$; ADDR11 $\rightarrow PC$

L CALL ADDR16 - Long Subroutine Call (3B)

$PC + 3 \rightarrow (SP)$; ADDR16 $\rightarrow PC$

RET - Return from Subroutine (1B)

$(SP) \rightarrow PC$

RETI - Return from Interrupt (1B)

A JMP ADDR11 - Absolute Jump (2B)

ADDR11 $\rightarrow PC$

L JMP ADDR16 - Long Jump (3B)

ADDR16 $\rightarrow PC$

S JMP rel - Short Jump (2B)

$PC + 2 + rel \rightarrow PC$

JMP @A + DPTR - A + DPTR $\rightarrow PC$ (1B)

JZ rel - If A = 0, Jump to PC + rel (2B)

JNZ rel - If A $\neq$ 0, Jump to PC + rel (2B)

C JNE A, direct, rel - Compare (Direct) with A (3B)

A, #data, rel $\rightarrow$ Jump to PC + rel if
data with A not required.

Rn, #data, rel - Data with Rn (3B)

@Ri, #data, rel - Data with @Ri (3B)