BHUBANANANDA ORISSA SCHOOL OF ENGINEERING, CUTTACK

ELECTRICAL ENGG.DEPARTMENT

LESSON PLAN

SEMESTER:- 5TH (C)

SESSION:- Winter(2022-23)

SUBJECT: Digital Electronics & Microprocessor

NAME OF FACULTY: PRIYANKA SAHU

Discipline: Electrical Engg.	Semester:5 th (C)	Name of the teaching faculty: PRIYANKA SAHU
Subject-Digital Electronics & Microprocessor	No. of Days/per week class allotted:05 PERIODS/WEEK (MON,TUE,WED,THU,FRI-1 Period Each)	Semester: From Date: 15/09/2022 To Date: 22/12/2022 No. of weeks: 15 WEEKS
Week	Class Day	Theory/Practical Topics
1 st (15/09/2022-17/09/2022)	15/09/2022	Basics of Digital Electronics Binary, Octal, Hexadecimal number systems and compare with Decimal system.
	16/09/2022	Binary, Octal, Hexadecimal number systems and compare with Decimal system.
2 nd (19/09/2022-24/09/2022)	19/09/2022	Binary, Octal, Hexadecimal number systems and compare with Decimal system.
	20/09/2022	1.2 Binary addition, subtraction, Multiplication and Division.
	21/09/2022	1.3 1's complement and 2's complement numbers for a binary number.
	22/09/2022	1.3 1's complement and 2's complement numbers for a binary number.
	23/09/2022	1.3 1's complement and 2's complement numbers for a binary number.
3 rd (26/09/2022-01/10/2022)	26/09/2022	1.4 Subtraction of binary numbers in 2's complement method.
	27/09/2022	1.5 Use of weighted and Un-weighted codes & write Binary equivalent number for a number in 8421, Excess-3 and Gray Code and vice-versa.
	28/09/2022	1.5 Use of weighted and Un-weighted codes & write Binary equivalent number for a number in 8421, Excess-3 and Gray Code and vice-versa.
	29/09/2022	1.6 Importance of parity Bit.
	30/09/2022	1.6 Importance of parity Bit.

4 th (03/10/2022-08/10/2022)		PUJA HOLIDAYS
5 th (10/10/2022-15/10/2022)	10/10/2022	1.7 Logic Gates: AND, OR, NOT, NAND, NOR and EX-OR gates with truth table.
	11/10/2022	1.7 Logic Gates: AND, OR, NOT, NAND, NOR and EX-OR gates with truth table.
	12/10/2022	1.8 Realize AND, OR, NOT operations using NAND, NOR gates.
	13/10/2022	1.8 Realize AND, OR, NOT operations using NAND, NOR gates.
	14/10/2022	1.9 Different postulates and De-Morgan's theorems in Boolean algebra.
6 th (17/10/2022-22/10/2022)	17/10/2022	1.10 Use Of Boolean Algebra For Simplification Of Logic Expression
	18/10/2022	1.11 Karnaugh Map For 2,3,4 Variable, Simplification Of SOP And POS Logic Expression Using K-Map.
	19/10/2022	1.11 Karnaugh Map For 2,3,4 Variable, Simplification Of SOP And POS Logic Expression Using K-Map.
	20/10/2022	1.11 Karnaugh Map For 2,3,4 Variable, Simplification Of SOP And POS Logic Expression Using K-Map.
	21/10/2022	Class test 1
7 th (24/10/2022-29/10/2022)	24/10/2022	Kali Puja/Diwali
	25/10/2022	Combinational Logic Circuits Give the concept of combinational logic circuits.
	26/10/2022	2.2 Half adder circuit and verify its functionality using truth table.
	27/10/2022	2.3 Realize a Half-adder using NAND gates only and NOR gates only.
	28/10/2022	2.3 Realize a Half-adder using NAND gates only and NOR gates only.
8 th (31/10/2022-05/11/2022)	31/10/2022	2.4 Full adder circuit and explain its operation with truth table
	01/11/2022	2.5 Realize full-adder using two Half-adders and an OR – gate and write truth table.
	02/11/2022	2.6 Full subtractor circuit and explain its operation with truth table
	03/11/2022	2.6 Full subtractor circuit and explain its operation with truth table.
	04/11/2022	2.7 Operation of 4 X 1 Multiplexers and 1 X 4 demultiplexer.

9 th (07/11/2022-12/11/2022)	07/11/2022	2.7 Operation of 4 X 1 Multiplexers and 1 X 4 demultiplexer.
	08/11/2022	Rasa Purnima
	09/11/2022	2.8 Working of Binary-Decimal Encoder & 3 X 8 Decoder.
	10/11/2022	2.8 Working of Binary-Decimal Encoder & 3 X 8 Decoder.
a rayoni, a	11/11/2022	2.9 Working of Two bit magnitude comparator.
10 th (14/11/2022-19/11/2022)	14/11/2022	3. Sequential Logic Circuits 3.1 Give the idea of Sequential logic circuits.
	15/11/2022	3.2 State the necessity of clock and give the concept of level clocking and edge triggering.3.3 Clocked SR flip flop with preset and clear inputs.
	16/11/2022	Internal Assessment
	17/11/2022	3.4 Construct level clocked JK flip flop using S-R flip-flop and explain with truth table.
	18/11/2022	3.5 Concept of race around condition and study of master slave JK flip flop.
11 th (21/11/2022-26/11/2022)	21/11/2022	 3.6 Give the truth tables of edge triggered D and T flip flops and draw their symbols 3.7 Applications of flip flops
	22/11/2022	3.8 Define modulus of a counter.3.9 4-bit asynchronous counter and its timing diagram
	23/11/2022	3.10 Asynchronous decade counter 3.11 4-bit synchronous counter
	24/11/2022	3.12 Distinguish between synchronous and asynchronous counters 3.13 State the need for a Register and list the four types of registers
	25/11/2022	3.14 Working of SISO, SIPO, PISO, PIPO Register with truth table using flip flop
12 th (28/11/2022-03/12/2022)	28/11/2022	3.14 Working of SISO, SIPO, PISO, PIPO Register with truth table using flip flop
	29/11/2022	3.14 Working of SISO, SIPO, PISO, PIPO Register with truth table using flip flop
	30/11/2022	Quiz test
		4. 8085 Microprocessor 4.1 Introduction to Microprocessors, Microcomputers

	01/12/2022	4.2 Architecture of Intel 8085A Microprocessor and description of each block
1 - 1 1 1 1	02/12/2022	 4.2 Architecture of Intel 8085A Microprocessor and description of each block 4.3 Pin diagram and description
13 th (05/12/2022-10/12/2022)	05/12/2022	4.3 Pin diagram and description
	06/12/2022	4.4 Stack, Stack pointer & stack top 4.5 Interrupts
	07/12/2022	4.6 Opcode & Operand4.7 Differentiate between one byte, two byte & three byte instruction with example
	08/12/2022	4.8 Instruction set of 8085 example
	09/12/2022	4.9 Addressing modes 4.10 Fetch Cycle, Machine Cycle, Instruction Cycle, T-State
14 th (12/12/2022-17/12/2022)	12/12/2022	4.11 Timing Diagram for memory read, memory write, I/O read, I/O write
	13/12/2022	4.12 Timing Diagram for 8085 instruction
	14/12/2022	4.13 Counter and time delay
	15/12/2022	4.14 Simple assembly language programming of 8085
	16/12/2022	Class test 2
15 th (19/12/2022-22/12/2022)	19/12/2022	5. INTERFACING AND SUPPORT CHIPS 5.1 Basic Interfacing Concepts 5.2 Memory mapping & I/O mapping Functional block diagram and description of each block of Programmable peripheral interface Intel 8255
	20/12/2022	5.2 Memory mapping & I/O mapping Functional block diagram and description of each block of Programmable peripheral interface Intel 8255
	21/12/2022	5.3 Application using 8255: Seven segment LED display, Square wave generator, Traffic light Controller
	22/12/2022	5.3 Application using 8255: Seven segment LED display, Square wave generator, Traffic light Controller REVISION